Cisco
OpenASIC Engineering Technical Leader | RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification) | Exp - 12+ years
- Location
- Bangalore, India
- Last seen
- Aug 20, 2026
About the role
The employer did not include a job description in the feed.
Open the company listing for the latest role details. Praxy will never fill in missing requirements or responsibilities.