ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years

The employer did not include a job description in the feed.

Open the company listing for the latest role details. Praxy will never fill in missing requirements or responsibilities.